

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Addiese: COMMISSIONER FOR PATENTS P O Box 1450 Alexandra, Virginia 22313-1450 www.wepto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
10/798,641	03/10/2004	Sean S. Eilert	042390.P18373	6692	
43309 7559 07122/2008 INTEL/BSTZ DELAKELY SOKOLOFF TAYLOR & ZAFMAN LLP 1279 OAKMEAD PARKWAY SUNNYVALE, CA 94085-4040			EXAM	EXAMINER	
			BRADLEY, MATTHEW A		
			ART UNIT	PAPER NUMBER	
	-,		2187		
			MAIL DATE	DELIVERY MODE	
			07/22/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

# Application No. Applicant(s) 10/798,641 EILERT, SEAN S. Office Action Summary Art Unit Examiner MATTHEW BRADLEY 2187 -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --Period for Reply A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS. WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b). Status 1) Responsive to communication(s) filed on 22 April 2008. 2a) ☐ This action is FINAL. 2b) This action is non-final. 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213. Disposition of Claims 4) Claim(s) 1.2.5.7.11-14 and 32 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) \_\_\_\_\_ is/are allowed. 6) Claim(s) 1,2,5,7,11-14 and 32 is/are rejected. 7) Claim(s) \_\_\_\_\_ is/are objected to. 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement. Application Papers 9) The specification is objected to by the Examiner. 10) ☐ The drawing(s) filed on 10 March 2004 is/are: a) ☐ accepted or b) ☐ objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152. Priority under 35 U.S.C. § 119 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some \* c) None of: Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). \* See the attached detailed Office action for a list of the certified copies not received. Attachment(s) 1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)

Notice of Draftsperson's Patent Drawing Review (PTO-948)

Information Disclosure Statement(s) (PTO/SB/08)
 Paper No(s)/Mail Date \_\_\_\_\_\_.

Paper No(s)/Mail Date.

6) Other:

5) Notice of Informal Patent Application

Art Unit: 2187

#### DETAILED ACTION

#### Continued Examination Under 37 CFR 1.114

A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 22 April 2008 has been entered.

#### Claim Status

Claims 1-2, 5, 7, 11-14, and 32 remain pending and are ready for examination.

### Drawings

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, 'the stack controller including a register', as recited in dependent claim 5, must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate

Art Unit: 2187

changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

### Specification

The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required: presently amended independent claim 1, recites in part, '...a stack controller coupled to receive an address and to determine an appropriate address for accessing values in a... further wherein the stack controller updates a pointer to a first valid word in the stack, the stack controller to maintain the stack utilizing two blocks of the non-volatile memory cells and to cause a first block to be erased when each word within the first block is invalid and the values in the stack are stored in a second block of the non-volatile memory' as well as presently amended dependent claim 5 which recites in part, '...the stack controller further including a register to store an offset value used to generate an address for words in the nonvolatile memory.' There does not appear to be explicit support for this limitation(s) as explained in further detail *infra*.

Art Unit: 2187

### Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

Claims 1-2, 5, 7, and 32 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Presently amended independent claim 1, recites in part, '...a stack controller coupled to receive an address and to determine an appropriate address for accessing values in a... further wherein the stack controller updates a pointer to a first valid word in the stack, the stack controller to maintain the stack utilizing two blocks of the non-volatile memory cells and to cause a first block to be erased when each word within the first block is invalid and the values in the stack are stored in a second block of the non-volatile memory.' There does not appear to be explicit support for this limitation.

Referring back to Applicant's specification page 5 lines 6-8, Applicant states that, 'Nonvolatile memory 20 may also include a smart stack controller 23 to dynamically determine the number of blocks used in the stack and distribute write cycles across the multiple blocks.' At least insofar as it appears to be clear, although there appears to be support for a stack controller, there does not appear to be explicit support for the stack controller's functionality as claimed and noted above. The Examiner notes that

Art Unit: 2187

Applicant has not pointed out where the amended claim is supported, nor does there appear to be a written description of the claim limitation as described above, and therefore the claims fail to comply with the written description requirement. See MPEP § 2163.04 (I)(B).

Presently amended dependent claim 5, recites in part, '...the stack controller further including a register to store an offset value used to generate an address for words in the nonvolatile memory.' There does not appear to be explicit support for this limitation. Referring back to Applicant's specification page 5 lines 6-8, Applicant states that, 'Nonvolatile memory 20 may also include a smart stack controller 23 to dynamically determine the number of blocks used in the stack and distribute write cycles across the multiple blocks.' At least insofar as it appears to be clear, although there appears to be support for a stack controller, there does not appear to be explicit support for the stack controller including a register. Further, insofar as it appears to be clear, referring back to Applicant's Drawings, Figure 1, the Examiner notes that there appears to be a 'smart stack controller' depicted as instantly claimed, but that the register, item 22, does not appear to be included therewith. The Examiner notes that Applicant has not pointed out where the amended claim is supported, nor does there appear to be a written description of the claim limitation as described above, and therefore the claims fail to comply with the written description requirement. See MPEP § 2163.04 (I)(B).

Any claim not specifically addressed is rejected to at least by virtue of its dependency.

Page 6

Application/Control Number: 10/798,641

Art Unit: 2187

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-2, 5, 11, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Atkinson et al (U.S. 6,266,736), hereinafter referred to as Atkinson, and in view of Wang (U.S. 6,449,625), hereinafter referred to as Wang.

As per independent claim 1, Atkinson teach,

- o an array of non-volatile memory cells; and (Column 4 lines 25-27)
- a stack controller coupled to receive an address and to determine an appropriate address for accessing values in a (Column 4 lines 11-15)

Atkinson does not explicitly teach a stack stored in subset of the array of the nonvolatile memory cells.

### Wang teach,

 stack stored in a subset of the array of non-volatile memory cells, the stack having a stack depth configured in a nonvolatile memory to store parameter values, where each memory write invalidates previous data and (Column 1 lines 48-51; Column 4 lines 46-47)

#### Atkinson teach,

 further wherein the stack controller updates a pointer to a first valid word in the stack, the stack controller to maintain the stack utilizing two blocks

Art Unit: 2187

of the non-volatile memory cells and to cause a first block to be erased when each word within the first block is invalid and the values in the stack are stored in a second block of the non-volatile memory (Column 4 lines 30-48).

Atkinson and Wang are analogous art because they are from the same field of endeavor namely, flash memory control.

At the time of invention, it would have been obvious to one of ordinary skill in the art, having both the teachings of Atkinson and Wang before him/her to combine the usage of pointers to indicate valid data of Atkinson with Wang for the benefit of efficient execution of data by knowing the location of valid data. All of the component parts are known in Atkinson and Wang. The only difference is the combination of the old elements by implementing the usage of pointers to indicate valid data into the device of Wang.

Thus, it would have been obvious to one having ordinary skill in the art to combine the usage of pointers to indicate valid data taught by Atkinson into the system of Wang. The usage of pointers to indicate valid data in the system of Wang would yield predictable results obviating that which is instantly claimed.

Therefore, it would have been obvious to combine Atkinson with Wang for the usage of pointers to indicate valid data to obtain the invention as specified in claims 1-2, 5, 11, and 14.

As per dependent claim 2, the combination of Atkinson and Wang teach, wherein the first block and the second block are erased independently (Column 2 lines 30-34 of

Art Unit: 2187

Wang). The Examiner notes that the inherent characteristic of a stack is that the blocks are able to be erased – independently. Accordingly, Wang teaches the instant limitation with the recitation of stack and its characteristics.

As per dependent claim 5, the combination of Atkinson and Wang teach, the stack controller further including a register to store an offset value used to generate an address for words in the nonvolatile memory (Column 4 lines 39-41 of Wang). The Examiner notes that use of numerically addressable blocks within the nonvolatile memory allows for the operation of a stack to be realized. As taught in Column 4 lines 15-26, the flash memory logs all transactions. Accordingly, the use of addressable blocks and the act of keeping a log of all transactions, teaches the instant limitation of a register used to store values.

As per independent claim 11, the combination of Atkinson and Wang teach, receiving an address corresponding to an access to the stack; maintaining a nonvolatile stack to store parameter values in words of a nonvolatile memory where a write of the nonvolatile stack invalidates previous instructions or data stored in the nonvolatile stack; updating a pointer to a first valid word in the stack maintaining the stack utilizing two blocks of the non-volatile memory cells and to cause a first block to be erased when each word within the first block is invalid and the values in the stack are stored in a second block of the non-volatile memory (Column 4 lines 11-48 of Atkinson as well as Column 1 lines 48-51 and Column 4 lines 46-47 of Wang as noted *supra* in the rejection of claim 1)

Application/Control Number: 10/798,641
Art Unit: 2187

As per dependent claim **14**, the combination of Atkinson and Wang teach, wherein the nonvolatile memory maps a received address to determine memory blocks to be written (Column 4 lines 26-47 of Wang).

Claims 7 and 12-13 are rejected under 35 U.S.C. 103(a) as being unpatentable over Atkinson, in view of Wang, and further in view of Jou et al (U.S. 5,568,423), hereinafter referred to as Jou.

As per dependent claim 7, the combination of Atkinson and Wang teach the limitations of independent claim 1 as noted *supra*.

The combination of Atkinson and Wang fails to explicitly teach the use of a stack controller for the purpose of distributing write cycles.

Jou teach, wherein the stack controller is configured to distribute write cycles across multiple blocks of the nonvolatile memory (Column 2 lines 20-48 of Jou). The Examiner notes herein that the algorithm used in Jou to evenly distribute the write cycles anticipates the instant limitation of a smart stack controller.

The combination of Atkinson and Wang, and Jou are analogous art because they are from the same field of endeavor, namely FLASH memory devices.

At the time of invention it would have been obvious to one of even rudimentary skill in the art, having both the teachings of Atkinson and Wang, and Jou before him/her, to combine the algorithm of Jou into the combination of Atkinson and Wang for the benefit of guaranteeing that each and every block is used thus lessening the chance of premature failure of the blocks.

Art Unit: 2187

The suggestion for doing so would have been that, "the wear leveling system of the present disclosure, will operate to guarantee that the usage of each and ever block within the flash memory address space will be equally utilized or fairly distributed" (Column 2 lines 27-31 of Jou).

Therefore, it would have been obvious to combine the combination of Atkinson and Wang, with Jou for the benefit of guaranteeing that each and every block is used thus lessening the chance of premature failure of the blocks to obtain the invention as specified in claims 7 and 12-13.

As per dependent claim 12, the combination of Wang and Atkinson, and Jou teach, wherein a memory pool in at least first and second blocks of the nonvolatile memory are sized to balance cycling and data retention capabilities with a write specification (Column 2 lines 20-48 of Jou).

As per dependent claim 13, the combination of Wang and Atkinson, and Jou teach, further comprising distributing write cycles across multiple blocks of the nonvolatile memory (Column 2 lines 20-48 of Jou).

Claim **32** is rejected under 35 U.S.C. 103(a) as being unpatentable over Atkinson, in view of Wang, and further in view Royer JR et al (U.S. 2003/0061436), hereinafter referred to as Royer.

As per dependent claim 32, the combination of Atkinson and Wang teach the limitations of independent claim 1 as noted *supra*.

The combination of Atkinson and Wang fails to teach, wherein the nonvolatile memory is a polymer memory that includes ferroelectric memory cells.

Art Unit: 2187

Royer teach, wherein the nonvolatile memory is a polymer memory that includes ferroelectric memory cells (Paragraph 0015).

The combination of Atkinson and Wang, and Royer are analogous art because they are from the same field of endeavor, namely non-volatile memory.

At the time of invention it would have been obvious to one of ordinary skill in the art, having both the teachings of Atkinson and Wang, and Royer before him/her, to implement the non-volatile memory of Atkinson and Wang in polymer memory devices because polymer memory devices are easy to manufacture, provide a large capacity non-volatile memory array, and are also inexpensive.

The motivation for doing so would have been that, "they (polymer memory devices) are simpler to manufacture, as well as denser in populations. This provides a large capacity, nonvolatile memory array that is not very expensive (Paragraph 0016 of Royer)."

Therefore it would have been obvious to combine Atkinson and Wang with Royer for the benefit of an easy to manufacture, large capacity non-volatile memory array that is inexpensive, to obtain the invention as specified in claim 32.

#### Response to Arguments

Applicant's arguments filed 22 April 2008 have been carefully and fully considered but they are not fully persuasive.

With respect to applicant's argument located within the third full paragraph of the second page of the instant remarks (numbered as page 6) which recites:

"Jou is cited to teach a smart stack controller. Further, the Office Action asserts that distribution of write cycles indicates a smart stack controller. Applicants

Art Unit: 2187

submit that, as described in the specification, a smart stack controller is not defined by a single function."

The Examiner respectfully disagrees. Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references. Assuming arguendo that Applicant's arguments comply with 37 CFR 1.111(b), the Examiner submits that Jou teaches a smart stack controller as defined and as argued by Applicants. Applicant's specification page 5 lines 6-8, states that, 'Nonvolatile memory 20 may also include a smart stack controller 23 to dynamically determine the number of blocks used in the stack and distribute write cycles across the multiple blocks.' The Examiner notes that Jou, column 2 lines 28-40, teaches that each and every block within the flash memory address will be equally utilized or fairly distributed. By ensuring that each and every block within the flash memory of Jou is equally utilized, Jou teaches a smart stack controller as defined by the Applicant's. In order for each block to be equally utilized, the system of Jou determines the number of blocks that are used and utilizes each of them equally. Thus, Jou teach a smart stack controller as defined by Applicant.

Any argument not specifically addressed is considered moot in view of the new ground(s) of rejection.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew Bradley whose telephone number is (571) 272-8575. The examiner can normally be reached on 6:30-3:00 M-F.

Application/Control Number: 10/798,641 Page 13

Art Unit: 2187

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kevin Ellis can be reached on (571) 272-4205. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

KLE/mb

/Kevin L Ellis/ Acting SPE of Art Unit 2187